



Required to detect occurrence of sequence of pairs
 , 00, 11, 10 on the two inputs and to output 1
 during final combination of successfully detected sequence.
 Assume initially in reset state.



Moore Model (3 F-F's): has one more state indicating desired sequence was observed.

Mealy less states but not necessarily less F-F's.

For Mealy Machine:

State transition table

PS	inputs x_1, x_2				Output Z				
	NS	00	01	11	10	00	01	11	10
1	2	1	1	1	0	0	0	0	0
2	3	1	1	1	0	0	0	0	0
3	3	1	4	1	0	0	0	0	0
4	2	1	1	1	0	0	0	1	0


(4 states \Rightarrow 2 FF's)
(will use D FF's)

For Moore Machine:



State Transition table

PS	NS (inputs x_1, x_2)				Output Z
	00	01	11	10	
1	2	1	1	1	
2	3	1	1	1	
3	3	1	4	1	
4	2	1	1	5	
5	2	1	1	1	1

! the final circuit is:




Mealy Machine to detect sequence of pairs $X_1, X_2 = 0,0 \ 0,0 \ 1,1 \ 1,0$ Output=Z




1) Traffic controller M:

Rural intersection of two one-way roads $N \rightarrow S$, $E \rightarrow W$.



Light 1 controls east-west traffic
 " 2 " north-south "

Sensor 1 indicates car(s) waiting at or approaching intersection from E-W direction so
 $I1 = 0 \Rightarrow$ no cars in E-W direction
 $I1 = 1 \Rightarrow$ one or more cars waiting or traveling in E-W direction
Sensor 2 operates similar to #1 but in N-S direction.



Each light has Red, Yellow, Green signals. Only 4 combinations of the six lights control traffic. Green on allows flow in one direction while Red on stops flow in other direction. When Green about to change to Red, Yellow turned on briefly.

List for reference the 4 combinations (cc the 4 states)

State	Light 1	Light 2	Function
S1	Green	Red	Traffic flows $E \rightarrow W$
S2	Yellow	Red	Lights changing (time set by clock)
S3	Red	Green	Traffic flow $N \rightarrow S$
S4	Red	Yellow	Lights changing


If in S1 (traffic $E \rightarrow W$) remain there as long as $I1I2 = 00$ (no traffic) or $I1I2 = 10$ (traffic in E-W direction). If $I1I2 = 01$ (cars) from N-S or $I1I2 = 11$ (cars coming both directions) then $S1 \rightarrow S2$. $S2$ then $\rightarrow S3$ regardless of sensors.

If in S3 (traffic $N \rightarrow S$) remain there as long as $I1I2 = 00$ (no traffic) or $I1I2 = 01$ (traffic in N-S direction). If $I1I2 = 10$ (cars from $E \rightarrow W$) or $I1I2 = 11$ (cars coming both directions) then $S3 \rightarrow S4$. $S4$ then $S1$ regardless of sensors.

Summarize:

I_1	I_2	
0	0	no traffic
1	0	traffic $E \rightarrow W$ or car approaching
0	1	traffic $N \rightarrow S$ or car approaching
1	1	traffic in or approaching both intersections

Next state depends on current state and inputs. Depending on inputs may stay in $S1$ or $S3$ indefinitely, states $S2, S4$ change $S2 \rightarrow S3, S4 \rightarrow S1$ for any input combinations. Come back later for signal lights.



state flow graph

present state	next state for $I_1, I_2 =$				outputs $R1, Y1, G1, R2, Y2, G2$ (leave for now)
	00	01	10	11	
S1	S1	S2	S1	S2	
S2	S3	S3	S3	S3	
S3	S3	S3	S4	S4	
S4	S1	S1	S1	S1	

of F-F's: 4 states \Rightarrow 2 F-F's with no unused states

type of F-F's: for now stick to D Types

State assignments: need 4 assignments for q_1, q_0 . No unique choice:


first assignment for S_1 — 4 possibilities
 next " for S_2 — 3 " (one already used)
 " " " S_3 — 2 " (two " ")
 " " " S_4 — 1 " (three " ")

of possible assignments = $4! = 24$ — not all really different in terms of final topology — e.g. can swap the 2 FF's since only the inputs for the F-F's would be changed


Turns out only three different assignments result in different circuits. They are:

	①	②	③
	$q_1 q_0$	$q_1 q_0$	$q_1 q_0$
S_1	00	00	00
S_2	01	01	11
S_3	10	11	10
S_4	11	10	01


can be depicted as



①



②



③

State assignments:

(See Hill + Peterson - Intro to Sw. Th. + Log. Des 277)

1. The # of possible state assignments, S , for N states realized with M state variables is:

$$S = \frac{(2^M)!}{(2^M - N)!}$$

for 4 states ($N=4$) and 2 state variables ($M=2$)

$$\text{get } S = \frac{(2^2)!}{(2^2 - 4)!} = \frac{4!}{1} = 24 \quad (0! = 1)$$

2. The # of non-equivalent state assignments is:

$$S_{\text{non-egu}} = \frac{(2^M - 1)!}{(2^M - N)! M!} \quad \text{which here is } \frac{(2^2 - 1)!}{(2^2 - 4)! (2)!} = 3$$

Note # increases rapidly:

	No. of states (N)	# state var (M)	# Non-egu. states S_{non}
(1FF)	2	1	1
(2FF)	3	2	3
	4	2	3
(3FF) up to 8 states	5	3	140
	6	3	420
	7	3	840
	8	3	840
(4FF) up to 16 states	9	4	$10.81 \cdot 10^6$
	10	4	$75.67 \cdot 10^6$
	16	4	$54.48 \cdot 10^9$
	20	5	$143.14 \cdot 10^{21}$

For 4 states ABCD and two state variables the possible are

	①	②	③	④	⑤	⑥	⑦	⑧
A	00	00	00	00	00	00	01	01
B	01	01	10	10	11	11	10	10
C	10	11	01	11	01	10	11	00
D	11	10	11	01	10	01	00	11

	⑨	⑩	⑪	⑫	⑬	⑭	⑮	⑯
A	01	01	01	01	10	10	10	10
B	11	11	00	00	11	11	00	00
C	10	00	10	11	00	01	11	01
D	00	10	11	10	01	00	01	11

	⑰	⑱	⑲	⑳	㉑	㉒	㉓	㉔
A	10	10	11	11	11	11	11	11
B	01	01	00	00	01	01	10	10
C	11	00	01	10	00	10	00	01
D	00	11	10	01	10	00	01	00

Not all are really different: two assignments are considered equivalent if they produce the same results in implementing the logic - This happens when one assignment is the complement of another e.g. ① is comp of ⑳, ② is comp of ㉓ etc. Also have equivalents when columns are interchanged e.g. ① and ③

Design using assignment #1 (and D FF's)

	q_0	0	1
q_1	0	S1	S2
	1	S3	S4

present state	next state for $I_1 I_2 =$				
	$q_1 q_0$	00	01	10	11
(S1)	00	00	01	00	01
(S2)	01	10	10	10	10
(S3)	10	10	10	11	11
(S4)	11	00	00	00	00

etc

$I_1 I_2$	$q_1 q_0$	00	01	11	10
00			1		1
01			1		1
11			1		1
10			1		1

etc

$I_1 I_2$	$q_1 q_0$	00	01	11	10
00					
01		1			
11		1			
10					1

$$D_1 = Q_1 (=D_1)$$


$$D_1 = \bar{q}_1 \bar{q}_0 + q_1 \bar{q}_0$$

$$= q_1 \oplus q_0$$

$$D_0 = Q_0 (=D_0)$$

$$D_0 = I_2 \bar{q}_1 \bar{q}_0 + I_1 q_1 \bar{q}_0$$

$$= \bar{q}_0 [I_2 \bar{q}_1 + I_1 q_1]$$



gates needed; e.g.

- 1) 1 EXOR or 2-2in AND + 1-OR
- 2) 2-3in AND + 1-OR
or 3-2in AND + 1-OR

Design using assignment #2 (and D FF's)

	\bar{g}_1	0	1
0		S1	S2
1		S4	S3

present state	g_1, g_0	next state for $I_1 I_2 =$			
		00	01	10	11
		Q_1, Q_0	Q_1, Q_0	Q_1, Q_0	Q_1, Q_0
(S1)	0 0	0 0	0 1	0 0	0 1
(S2)	0 1	1 1	1 1	1 1	1 1
(S3)	1 1	1 1	1 1	1 0	1 0
(S4)	1 0	0 0	0 0	0 0	0 0

	g_1, g_0	00	01	11	10
I_1	I_2				
	00		1	1	
	01		1	1	
	11		1	1	
	10		1	1	

$Q_1 (= D_1)$

$$D_1 = g_0$$

	g_1, g_0	00	01	11	10
I_1	I_2				
	00		1	1	
	01	1	1	1	
	11	1	1		
	10		1		

$Q_0 (= D_0)$

$$\begin{aligned}
 D_0 &= \bar{I}_1 g_0 + I_2 \bar{g}_1 + \bar{g}_1 g_0 \\
 &= g_0 (\bar{g}_1 + \bar{I}_1) + I_2 \bar{g}_1 \\
 &= g_0 (\overline{I_1 \cdot g_1}) + I_2 \bar{g}_1
 \end{aligned}$$

gates needed: e.g.

1) 3-2in AND plus 2 OR + one inv(?)

or

2) 2-2in AND + 2 OR + one inv

or 3) one-2in NAND + 2-2in AND + 1 OR

Design using assignment #3 (and DFF's)

	q_0	0	1
q_1	0	S1	S4
	1	S3	S2

present state	next state for $I_1 I_2 =$			
	00	01	10	11
$q_1 q_0$	$Q_1 Q_0$	$Q_1 Q_0$	$Q_1 Q_0$	$Q_1 Q_0$
(S1)	00	11	00	11
(S2)	11	10	10	10
(S3)	10	10	01	01
(S4)	01	00	00	00

$I_1 I_2$	$q_1 q_0$	00	01	11	10
00				1	1
01		1		1	1
11		1		1	
10				1	

$Q_1 (=D_1)$

$$D_1 = I_2 \bar{q}_1 \bar{q}_0 + q_1 q_0 + \bar{I}_1 q_1$$

$I_1 I_2$	$q_1 q_0$	00	01	11	10
00					
01		1			
11		1			
10					1

$Q_0 (=D_0)$

$$D_0 = I_2 \bar{q}_1 \bar{q}_0 + I_1 q_1 \bar{q}_0$$

gates needed, e.g.

1) one 3-in AND (share both D_1, D_0)
two 2-in AND + 2 OR + inv(?)

2) one 3-in AND + one OR

Design using assignment #3 (and J-K FF's)

	\bar{q}_0	0	1
0	\bar{q}_1	S1	S4
1	q_1	S3	S2

need excitation table

Q_n	Q_{n+1}	J_n	K_n
0	0	0	ϕ
0	1	1	ϕ
1	0	ϕ	1
1	1	ϕ	0

	Present State		Inputs		Next State		required excitations			
	q_1	q_0	I_1	I_2	Q_1	Q_0	J_1	K_1	J_0	K_0
(s1)	0	0	0	0	0	0	0	ϕ	0	ϕ
	0	0	0	1	1	1	1	ϕ	1	ϕ
	0	0	1	0	0	0	0	ϕ	0	ϕ
	0	0	1	1	1	1	1	ϕ	1	ϕ
(s2)	1	1	0	0	1	0	ϕ	0	ϕ	1
	1	1	0	1	1	0	ϕ	0	ϕ	1
	1	1	1	0	1	0	ϕ	0	ϕ	1
	1	1	1	1	1	0	ϕ	0	ϕ	1
(s3)	1	0	0	0	1	0	ϕ	0	0	ϕ
	1	0	0	1	1	0	ϕ	0	0	ϕ
	1	0	1	0	0	1	ϕ	1	1	ϕ
	1	0	1	1	0	1	ϕ	1	1	ϕ
(s4)	0	1	0	0	0	0	0	ϕ	ϕ	1
	0	1	0	1	0	0	0	ϕ	ϕ	1
	0	1	1	0	0	0	0	ϕ	ϕ	1
	0	1	1	1	0	0	0	ϕ	ϕ	1

$I_1 \backslash I_2 \backslash q_1 q_0$	00	01	11	10
00			ϕ	ϕ
01	1		ϕ	ϕ
11	1		ϕ	ϕ
10			ϕ	ϕ

$J_1 = I_2 \bar{q}_1 \bar{q}_0$
 or $= I_2 \bar{q}_0$

$I_1 \backslash I_2 \backslash q_1 q_0$	00	01	11	10
00		ϕ	ϕ	
01	1	ϕ	ϕ	
11	1	ϕ	ϕ	1
10		ϕ	ϕ	1

$J_0 = I_2 \bar{q}_1 \bar{q}_0 + I_1 q_1 \bar{q}_0$
 (note available)
 or $= I_2 \bar{q}_1 + I_1 q_1$

$I_1 \backslash I_2 \backslash q_1 q_0$	00	01	11	10
00	ϕ	ϕ		
01	ϕ	ϕ		
11	ϕ	ϕ		1
10	ϕ	ϕ		1

$K_1 = I_1 q_1 \bar{q}_0$
 or $= I_1 \bar{q}_0$

by inspection $K_0 = 1$


Gates needed
 2-3 in AND plus 1 OR

Outputs: have ignored so far -
 Original statement specified what lights are on for each condition. Repeat here

state	Lights on	
S1	G1	R2
S2	Y1	R2
S3	R1	G2
S4	R1	Y2

More than one way to design:

1. Conventional




use SSI, MUX, ROM etc for each of the lights

2. State decoder

Use the g_1, g_0 values which define the states S1 → S4 as address lines on a decoder - selected line goes high and then combine as per table above - to wit:

$$\begin{aligned}
 G1 &= S1 \\
 G2 &= S3 \\
 Y1 &= S2 \\
 Y2 &= S4 \\
 R1 &= S3 + S4 \\
 R2 &= S1 + S2
 \end{aligned}$$



(assignment #2)

One hot design: - One FF/state, Easy debuggin/maintenance but wasteful of FF's and must pay attention to unused states.

Each FF on indicates a particular state and only one FF on at a time. No state assignment issue involved. Generally use D type FF's.

State table:

present state	next state ^{S+} for I ₁ I ₂			
	00	01	10	11
S1	S1	S2	S1	S2
S2	S3	S3	S3	S3
S3	S3	S3	S4	S4
S4	S1	S1	S1	S1

these are available now as indiv. FF outputs

) note e.g. that S3 becomes next state if either the present state is S3 and inputs I₁I₂ are 00 or 01, or if the present state is S2 - hence can write

$$S1^+ = S1 \cdot (\bar{I}_1 \bar{I}_2) + S1 \cdot (I_1 \bar{I}_2) + S4$$


$$= S1 [\bar{I}_2 (\bar{I}_1 + I_1)] + S4 = S1 \cdot \bar{I}_2 + S4$$

$$S2^+ = S1 \cdot (\bar{I}_1 I_2 + I_1 I_2) = S1 \cdot I_2$$

$$S3^+ = S2 + S3 \cdot (\bar{I}_1 \bar{I}_2 + \bar{I}_1 I_2) = S2 + S3 \cdot \bar{I}_1$$

$$S4^+ = S3 \cdot (I_1 \bar{I}_2 + I_1 I_2) = S3 \cdot I_1$$

which are recipes for ckt:



one hot design

Unused states: only 4 of the possible 16 states are used here & obviously should ensure the others are taken care off.

⇒ Design a "unused state" detector whose output would be used in conjunction with *asy.* preset/clear to go to a legal state, eg S1 would give G1 and R2

S1 S2	S3 S4 00	01	11	10
00	1	✓	1	✓
01	✓	1	1	1
11	1	1	1	1
10	✓	1	1	1

✓ = legal state, i.e. only one "1" in S1S2S3S4

$$U = \bar{S}_1 \bar{S}_2 \bar{S}_3 \bar{S}_4 + S_2 S_3 + S_1 S_4 + S_3 S_4 + S_1 S_3 + S_2 S_4 + S_1 S_2$$

with U triggering preset/clear no unused state would appear for more than a brief time

SM's using PROM's : if have access to PROM burner can give rapid design. Basically takes the place of the logic forming blocks.

e.g. Assume a state table like:


PS		$NS/out = z$	
		$x=0$	$x=1$
y_2	y_1	Y_2	Y_1
0	0	1 0 / 1	0 0 / 1
0	1	1 1 / 0	1 1 / 1
1	0	0 1 / 1	0 0 / 0
1	1	0 0 / 0	1 1 / 0

so 3 variables
in logic blocks.
 y_2, y_1, x

Arrange as PROM addresses/contents

	x	y_2	y_1		Y_2	Y_1	z
	(PROM address)				(contents)		
(0)	0	0	0		1	0	1
(1)	0	0	1		1	1	0
(2)	0	1	0		0	1	1
(3)	0	1	1		0	0	0
(4)	1	0	0		0	0	1
(5)	1	0	1		1	1	1
(6)	1	1	0		0	0	0
(7)	1	1	1		1	1	0

And ckt is then:




PROM size here is 8 words of 3bits each (quite small).

Ex 2. Build SM to output sequences equal to the prime #'s less than 256. (8bits)

Primes are: 0, 2, 3, 5, 7, 11, 13, 17, 19

23, 29, 31, 37, 41, 43, 47, 53

- - - - - 241, 251 (257, 263 next)



(74 273 = 8 D edge FF's used as holding register)

Only certain locations in the 256x8 PROM are used - those containing the prime #'s. All unused locations loaded with 2₁₀ so that on power up, if not in 2, will go to 2 on clock tick and sequence will start.

0, 2, 3, 5, 7, ... 241, 251